



1/57





FIG. 1

2/57



3/57





FIG. 3



Operand Stack

FIG. 3A

4/57







FIG. 4

5/57



*masked addr = addr AND 0x380*

**FIG. 5**



**FIG. 6A**

6/57

*Branches*

opcode	opcode	opcode	branch
opcode	opcode	branch	offset
opcode	branch		offset
branch	offset		

*Literals*

push.n	push nibble
opcode	opcode push.b value push byte
opcode	push.b opcode value
push.b	opcode opcode value
opcode	push.l opcode opcode data for first push.l data for second push.l (if present) data for third push.l (if present) data for fourth push.l (if present)

push long  
(any position)

*All Others*

opcode	opcode	opcode	opcode
--------	--------	--------	--------

**FIG. 6**

7/57


## Local-Register Stack

Mnemonic	Description
ls_boundary	boundary area entered
ls_unf_trap_en	underflow trap enable
ls_unf_exc_sig	underflow exception signal
ls_ovf_trap_en	overflow trap enable
ls_ovf_exc_sig	overflow exception signal

FIG. 7

## Operand Stack

Mnemonic	Description
os_boundary	boundary area entered
os_unf_trap_en	underflow trap enable
os_unf_exc_sig	underflow exception signal
os_ovf_trap_en	overflow trap enable
os_ovf_exc_sig	overflow exception signal



Mnemonic	Description
carry	carry lag
power_fall	power fall occurred
interrupt_en	global interrupt enable

## Memory Fault

136

Mnemonic	Description
mflt_ex_sig	exception signal
mflt_trap_en	trap enable
mflt_write	fault was a write

## Floating Point

Mnemonic	Description
sticky_bit	rounding sticky bit
round_bit	rounding round bit
guard_bit	rounding guard bit
fp_rnd_exc_sig	round exception signal
fp_rnd_trap_en	round trap enable
fp_nrm_exc_sig	normalize exception signal
fp_nrm_trap_en	normalize trap enable
fp_ovf_exc_sig	overflow exception signal
fp_ovf_trap_en	overflow trap enable
fp_unf_exc_sig	underflow exception signal
fp_unf_trap_en	underflow trap enable
fp_exp_exc_sig	exponent exception signal
fp_exp_trap_en	exponent trap enable
fp_round_mode	rounding mode (0=nearest, 1=-infinity, 2=+infinity, 3=zero)
fp_precision	precision (0=single, 1=double)

8/57




FIG. 8




FIG. 9

9/57

*Branches*

opcode	opcode	opcode	branch
opcode	opcode	branch	offset
opcode	branch	offset	
branch		offset	

*Literals*


opcode	<i>Id #,gn</i>	opcode	opcode
data for first <i>Id #,gn</i>			
data for second <i>Id #,gn</i> (if present)			
data for third <i>Id #,gn</i> (if present)			
data for fourth <i>Id #,gn</i> (if present)			
opcode	opcode	opcode	opcode

load register  
(any position)

*All Others*

opcode	opcode	opcode	opcode
--------	--------	--------	--------

**FIG. 10**



**FIG. 11**

10/57





FIG. 12



**FIG. 13**

11/57




FIG. 14





FIG. 15

12/57



Notes	<p>1. Located by bits in <i>msgsm</i>.      2. DRAM – 2 bits immediately above the RAS address bits.      SRAM – 2 bits located by <i>missbs</i> in <i>misscc</i>.      3. SRAM and DRAM.      4. DRAM only, field is zero length in SRAM.</p> <p>5. Excluded from RAS–cycle determination, except for A31 (see note 7).      6. Included in RAS–cycle determination.      7. Optionally included in RAS–cycle determination.      8. If <i>msgsm</i> is zero, see text.</p>
-------	--

FIG. 16




FIG. 17

13/57





FIG. 18

14/57



Note: *DOB* rise tracks *OE* or *EWE* and *LWE* rise.


**FIG. 19**

15/57


Register	Size	Addr	Mnemonic	Description
31	13 10 7 0			
			000 ioin	Bit Input Register
			020 ioip	Interrupt Pending Register
			040 ioius	Interrupt Under Service Register
			060 ioout	Bit Output Register
			080 ioie	Interrupt Enable Register
			0a0 iodmae	DMA Enable Register
			0c0 vram	VRAM Control Bit Register
			0e0 misca	Miscellaneous A Register
			100 miscb	Miscellaneous B Register
			120 mfltaddr	Memory Fault Address Register
			140 mfltdata	Memory Fault Data Register
			160 msgsm	Memory System Group Select Mask Register
			180 mgds	Memory Group Device Size Register
			1a0 miscc	Miscellaneous C Register
			1c0 mg0ebt	Memory Group 0 Extended Bus Timing Register
			1e0 mg1ebt	Memory Group 1 Extended Bus Timing Register
			200 mg2ebt	Memory Group 2 Extended Bus Timing Register
			220 mg3ebt	Memory Group 3 Extended Bus Timing Register
			240 mg0casbt	Memory Group 0 CAS Bus Timing Register
			260 mg1casbt	Memory Group 1 CAS Bus Timing Register
			280 mg2casbt	Memory Group 2 CAS Bus Timing Register
			2a0 mg3casbt	Memory Group 3 CAS Bus Timing Register
			2c0 mg0rasbt	Memory Group 0 RAS Bus Timing Register
			2e0 mg1rasbt	Memory Group 1 RAS Bus Timing Register
			300 mg2rasbt	Memory Group 2 RAS Bus Timing Register
			320 mg3rasbt	Memory Group 3 RAS Bus Timing Register
			340 io0ebt	I/O Channel 0 Extended Bus Timing Register
			360 io1ebt	I/O Channel 1 Extended Bus Timing Register
			380 io2ebt	I/O Channel 2 Extended Bus Timing Register
			3a0 io3ebt	I/O Channel 3 Extended Bus Timing Register
			3c0 io4ebt	I/O Channel 4 Extended Bus Timing Register
			3e0 io5ebt	I/O Channel 5 Extended Bus Timing Register
			400 io6ebt	I/O Channel 6 Extended Bus Timing Register
			420 io7ebt	I/O Channel 7 Extended Bus Timing Register
			440 msra	Memory System Refresh Address Register(W0)
			440 iopdelay	IOP Delay Register(R0)
			460 iodta	I/O Device Transfer Types A Register
			480 iodtb	I/O Device Transfer Types B Register
			7a0 iodmaex	I/O DMA Enable Expiration Register
			7c0 drvera	Driver Current Register
			7e0 iopreset	IOP Reset Register

FIG. 20

16/57



**FIG. 21**



**FIG. 22**

17/57

40 ioius

Interrupt Under Service Register




FIG. 23

60 ioout

Bit Output Register




FIG. 24

18/57

80 ioie

Interrupt Enable Register




FIG. 25

A0 iodmae

DMA Enable Register




FIG. 26

19/57

C0 vram

VRAM Control Bit Register

31

7 6 5 4 3 2 1 0

Reserved Zeros

Mnemonic

Description

msvgrp

memory system VRAM group

dsfvcas

state of DSF at VRAM CAS fall

dsfvras

state of DSF at next VRAM RAS fall

casbvras

CAS fall before RAS next VRAM RAS

wevras

LWE low at next VRAM RAS fall

oevras

OE low at next VRAM RAS fall

FIG. 27

E0 misca

Miscellaneous A Register

31

8 7 6 5 4 3 2 1 0

Reserved Zeros

Mnemonic

Description

mg3rd

memory group 3 refresh disable

mg2rd

memory group 2 refresh disable

mg1rd

memory group 1 refresh disable

mg0rd

memory group 0 refresh disable

msras31d

memory system don't force RAS cycle if A31=1

mshacd

memory system high address compare disable

msrtg

memory system refresh timing group

FIG. 28

20/57

100 miscb      *Miscellaneous B Register*

31

8 7 6 5 4 3 2 1 0

Reserved Zeros

*Mnemonic*

*mmb*

*Description*

*multiple memory bank*

*fdmap*

*fixed DMA priorities*

*pkgio*

*package has I/O pins*

*oed*

*OE disable*

*mg3bw*

*memory group 3 byte wide*

*mg2bw*

*memory group 2 byte wide*

*mg1bw*

*memory group 1 byte wide*

*mg0bw*

*memory group 0 byte wide*

**FIG. 29**

120 mfltaddr      *Memory Fault Address Register*

31

0

*Memory Fault Address*

*Register is read-only. Reading mfltaddr after a memory fault releases the data lock on mfltaddr and mfltdata, allowing data to flow into the registers.*

**FIG. 30**

140 mfltdata      *Memory Fault Data Register*

31

0


*Memory Fault Data*

*Register is read-only. Reading mfltaddr after a memory fault releases the data lock on mfltaddr and mfltdata, allowing data to flow into the registers.*

**FIG. 31**

21/57


## 160 msgsm Memory System Group Select Mask Register



Contains zero, one, or two adjacent bits to determine which, if any, of the upper 16 address bits will be decoded to select memory groups.

FIG. 32

## 180 mgds Memory Group Device Size Register



## Device Sizes

0x00	64K DRAM	0x04	1M DRAM	0x08	8M DRAM	0x0c	64M DRAM (asym)
0x01	128K DRAM	0x05	2M DRAM	0x09	16M DRAM (asym)	0x0d	64M DRAM
0x02	256K DRAM	0x06	4M DRAM (asym)	0x0a	16M DRAM	0x0e	128M DRAM
0x03	512K DRAM	0x07	4M DRAM	0x0b	32M DRAM	0x0f	SRAM

FIG. 33

22/57

1A0 miscc      *Miscellaneous C Register*

31	8 7 6 5 4 3 0
	Reserved Zeros
<i>Mnemonic</i>	<i>Description</i>
<i>pkgmtl</i>	package has memory fault pin
<i>mspwe</i>	memory system posted-write enable
<i>msexvhacr</i>	memory system exclude VRAM from high address compare RAS cycles
<i>msexah31hac</i>	memory system exclude A31 from high address compare
	memory system SRAM bank select
<i>mssbs</i>	offset from A14 (A12 for byte mode) to the two bits for SRAM bank select (0-9 valid, 0xa-0xf invalid)

**FIG. 34**

mgXebt      *Memory Group 0-3 Extended Bus Timing Registers*

1C0 mg0ebt 1E0 mg1ebt 200 mg2ebt 220 mg3ebt

31	11 10	6 5	2 1 0
	Reserved Zeros		
<i>Mnemonic</i>	<i>Description</i>		
<i>mgebtsum</i>	memory group extended bus timing sum (0,1,2,...,31) 2X-clocks		
<i>mgebttdobe</i>	memory group extended bus timing $\overline{DOB}$ expansion (0,1,2,...,15) 2X-clocks		
<i>mgebtcase</i>	memory group extended bus timing $\overline{CAS}$ extension (0,1,2,4) 2X-clocks		

**FIG. 35**

23/57

mgXcasbt Memory Group 0-3 CAS Bus Timing Registers							
240 mg0casbt 260 mg1casbt 280 mg2casbt 2A0 mg3casbt							
31	16	15	1312	98	4	3	210
Reserved Zeros							
<i>Mnemonic</i>	<i>Description</i>						
<i>mgbtcas</i>	memory group bus timing <u>CAS</u> low start (1,2,3,...,8) 4X-clock cycles						
<i>mgbtdob</i>	memory group bus timing <u>DOB</u> low start (1,2,3,...,16) 4X-clock cycles						
<i>mgbtcast</i>	memory group bus timing <u>CAS</u> cycle total (1,2,3,...,32) 2X-clock cycles						
<i>mgbtewea</i>	memory group bus timing late fall <u>EWE</u> active (0=active at cycle start, 1=active at <u>CAS</u> low)						
<i>mgbtlwea</i>	memory group bus timing <u>LWE</u> active, delay by one 4X-clock cycle						
<i>mgbteoe</i>	memory group bus timing early rise <u>OE</u> by one 4X-clock cycle						
<i>mgbtewe</i>	memory group bus timing early rise write enables by one 4X-clock cycle						

FIG. 36

mgXrasbt Memory Group 0-3 RAS Bus Timing Registers							
2C0 mg0rasbt 2E0 mg1rasbt 300 mg2rasbt 320 mg3rasbt							
31	13	98	54	10			
Reserved Zeros							
<i>Mnemonic</i>	<i>Description</i>						
<i>mgbtrast</i>	memory group bus timing <u>RAS</u> prefix cycle total +1 (0,1,2,3,...,31) 2X-clock cycles						
<i>mgbtras</i>	memory group bus timing <u>RAS</u> low start (1,2,3,...,16) 2X-clock cycles						
<i>mgbtrhld</i>	memory group bus timing row address hold (0,1,2,3,...,15) 2X-clock cycles						
<i>mgbteras</i>	memory group bus timing early <u>RAS</u> low by one 4X-clock cycle						

FIG. 37

24/57

<i>ioXebt</i> <i>I/O Channel 0-7 Extended Bus Timing Registers</i>				
340 <i>io0ebt</i>	360 <i>io1ebt</i>	380 <i>io2ebt</i>	3A0 <i>io3ebt</i>	
3C0 <i>io4ebt</i>	3E0 <i>io5ebt</i>	400 <i>io6ebt</i>	420 <i>io7ebt</i>	
31		11 10	6 5	2 1 0
<i>Reserved Zeros</i>				
<i>Mnemonic</i>	<i>Description</i>			
<i>ioebtsum</i>	<i>I/O channel extended bus timing sum</i> (0,1,2,...,31 2X-clock cycles)			
<i>ioebtdobe</i>	<i>I/O channel extended bus timing -DOB expansion</i> (0,1,2,...,15 2X-clock cycles)			
<i>ioebtcase</i>	<i>I/O channel extended bus timing -CAS extension</i> (0,1,2,4 2X-clock cycles)			

**FIG. 38**

<i>440 msra</i> <i>Memory System Refresh Address</i>				
<b>WRITE ONLY</b>				
31 30	22 21	16 15		2 1 0
	<i>Reserved</i>			0 0
<i>Mnemonic</i>	<i>Description</i>			
<i>msrra</i>	<i>memory system RAS refresh</i> addr on AD[24:11]			
<i>msrha</i>	<i>memory system refresh high</i> address on AD[30:25]			
<i>msra31</i>	<i>memory system refresh</i> address on AD31			

**FIG. 39**

<i>440 iopdelay</i> <i>IOP Delay Counter Register</i>				
<b>READ ONLY</b>				
31				0
		<i>IOP Delay Counter</i>		

**FIG. 40**

25/57

## 460 iodtta I/O Device Transfer Types A Register

31	8	7	6	5	4	3	2	1	0
Reserved Zeros									
Device Transfer Types	Mnemonic	Description							
0 four-byte byte-transfer	io3dtt	DMA channel 3							
1 one-byte byte-transfer	io2dtt	DMA channel 2 device transfer type							
2 one-cell cell-transfer	io1dtt	DMA channel 1 device transfer type							
3 illegal	io0dtt	DMA channel 0 device transfer type							

FIG. 41

## 480 iodttb I/O Device Transfer Types B Register

31	8	7	6	5	4	3	2	1	0
Reserved Zeros									
Device Transfer Types	Mnemonic	Description							
0 four-byte byte-transfer	io7dtt	DMA channel 7							
1 one-byte byte-transfer	io6dtt	DMA channel 6 device transfer type							
2 one-cell cell-transfer	io5dtt	DMA channel 5 device transfer type							
3 illegal	io4dtt	DMA channel 4 device transfer type							

FIG. 42

## Reserved Register Addresses

4A0-780

FIG. 43

26/57

7A0 iodmaex DMA Enable Expiration Register





FIG. 44


7C0 drivers Driver Current Register



3-Bit Field		2-Bit Field		Where $n =$	
00n	1 of 3 drivers	On	1 of 3 drivers	0	1 of 2 pre-drivers
01n	2 of 3 drivers	1n	3 of 3 drivers	1	2 of 2 pre-drivers
11n	3 of 3 drivers				

FIG. 45


7E0 iopreset IOP Reset Register



write reset IOP on any write  
 read 0xffffffff while waiting to reset, zero otherwise

FIG. 46

27/57



**FIG. 46A**

28/57




FIG. 47

29/57




FIG. 48




FIG. 49

Title: Shared Architectural Resources of a RISC Microprocessor (as amended)





FIG. 50

† Presence of RAS inactive period depends on system conditions.



† Presence of RAS inactive period depends on system conditions.

FIG. 51





FIG. 52



† Presence of  $\overline{RAS}$  inactive period depends on system conditions.

**FIG. 53**




FIG. 54

† Presence of  $\overline{RAS}$  inactive period depends on system conditions.

36/57




FIG. 55

37/57




FIG. 56

38/57




FIG. 57

39/57




FIG. 58

40/57




FIG. 59

41/57




FIG. 60






FIG. 61




† Presence of RAS inactive period depends on system conditions.

FIG. 62


FIG. 63



44/57



46/57



Selected 0-3 activate when A31 is 0; selects 4-7 activate when A31 is 1. Decoding requires a RAS cycle whenever the address bits change.






FIG. 64B

FIG. 64A FIG. 64B


cessor (as amended)

47/57

FIG. 65A



48/57






FIG. 65C

50/57

FIG. 65D




FIG. 65

FIG. 65A FIG. 65C

FIG. 65B FIG. 65D

EPROM wired as boot  
-only memory device.

51/57




FIG. 66




FIG. 69

52/57




FIG. 67

53/57




FIG. 68

54/57




FIG. 70




FIG. 71

55/57




FIG. 72

56/57




FIG. 73




FIG. 74




FIG. 75

57/57




FIG. 76